

AMENDMENTS TO THE CLAIMS:

Kindly amend claims 1, 4-8, 10, 12, 15-16, 18, 20-21, 23, 25-27, 29, 31, and 40, as shown below.

This listing of claims will replace all prior versions and listings of claims in the Application:

Claim 1 (currently amended): A method of forming a circuit board, comprising the steps of:

- a. ~~supplying~~ providing a non-conducting substrate having a top surface and a bottom surface;
- b. forming a plurality of conductive pathways between said top surface and said bottom surface;
- c. forming a first circuit pattern on said top surface by direct imagewise printing a conductive composition onto said top surface; and
- d. forming a second circuit pattern on said bottom surface by direct imagewise printing a conductive composition onto said bottom surface.

Claim 2 (original): The method of claim 1, further comprising the step of printing one or more circuit devices on said first circuit pattern and on said second circuit pattern.

Claim 3 (original): The method of claim 2, wherein said circuit devices are selected from the group consisting of capacitors, inductors, resistors, transformers, and mixtures thereof.

Claim 4 (currently amended): The method of claim 3, wherein said first circuit pattern comprises a solderable component and a non-solder component, and further comprising the step of directly printing a solder mask on said non-solder component of said first circuit pattern and on said circuit devices printed on said first circuit pattern.

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

Claim 5 (currently amended): The method of claim 4, wherein said second circuit pattern comprises a solderable component and a non-solder component, and further comprising the step of directly printing a solder mask on said non-solder component of said second circuit pattern and on said circuit devices printed on said second circuit pattern.

Claim 6 (currently amended): The method of claim 1, wherein said top surface comprises a first conductor and said bottom surface comprises a second conductor, and wherein step b further comprises the steps of:

directly imagewise printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

directly imagewise printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas is disposed above one of said plurality of second exposed areas;

removing said first conductor from each of said plurality of first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said top surface and said bottom surface.

Claim 7 (currently amended): The method of claim 6, wherein the printing steps further comprise use of printing techniques selected from the group consisting of electro-photographic

printing, ink jet printing, relief press printing using either direct or off-set mode, lithographic press printing using either direct or off-set mode, and screen image transfer.

Claim 8 (currently amended): The method of claim 7, wherein step c further comprises:

direct imagewise printing a plating resist mask on said top surface to define said first circuit pattern;

plating said top surface increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 9 (original): The method of claim 8, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

Claim 10 (currently amended): The method of step 9, wherein step d further comprises:

direct imagewise printing a plating resist mask on said bottom surface to define said second circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 11 (original): The method of step 10, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

Claim 12 (currently amended): A method of forming a multilayer circuit board, comprising the steps of:

- a. ~~supplying~~ providing a first substrate having a first top surface and a first bottom surface;
- b. forming a plurality of electrically conductive pathways between said first top surface and said first bottom surface;
- c. forming a first circuit pattern on said first top surface by direct imagewise printing;
- d. forming a second circuit pattern on said first bottom surface by direct imagewise printing;
- e. supplying a second substrate having a second top surface and a second bottom surface;
- f. forming a plurality of electrically conductive pathways between said second top surface and said second bottom surface;
- g. forming a third circuit pattern on said second top surface by direct imagewise printing;
- h. forming a fourth circuit pattern on said second bottom surface by direct imagewise printing;
- i. supplying a first insulating layer having a first side and a second side;
- j. joining said first side of said first insulating layer to said first bottom

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

surface, and joining said second side of said first insulating layer to said second top surface, such that said first insulating layer electrically insulates said second circuit pattern from said third circuit pattern;

k. forming a plurality of electrically conductive pathways between said first circuit pattern, said second circuit pattern, said third circuit pattern, and said fourth circuit pattern.

Claim 13 (original): The method of claim 12, further comprising the step of printing one or more circuit devices on said first circuit pattern, on said second circuit pattern, on said third circuit pattern, and on said fourth circuit pattern.

Claim 14 (original): The method of claim 13, wherein said circuit devices are selected from the group consisting of capacitors, inductors, resistors, transformers, and mixtures thereof.

Claim 15 (currently amended): The method of claim 12, wherein said first top surface comprises a first conductor and said first bottom surface comprises a second conductor, and wherein step b further comprises the steps of:

direct imagewise printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct imagewise printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said first top surface and said first bottom surface.

Claim 16 (currently amended): The method of claim 15, wherein step c further comprises:

direct imagewise printing a plating resist mask on said first top surface to define said first circuit pattern;

plating said first top surface to increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 17 (original): The method of claim 16, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

Claim 18 (currently amended): The method of step 17, wherein step d further comprises:

direct imagewise printing a plating resist mask on said first bottom surface to define said second circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 19 (original): The method of step 18, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, lithographic press printing using either direct or off-set mode, and screen image transfer.

Claim 20 (currently amended): The method of claim 12, wherein said second top surface comprises a first conductor and said second bottom surface comprises a second conductor, and wherein step f further comprises the steps of:

direct imagewise printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct imagewise printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said second top surface and said second bottom surface.

Claim 21 (currently amended): The method of claim 20, wherein step g further comprises:

direct imagewise printing a plating resist mask on said second top surface to define said third circuit pattern;

plating said second top surface to increase the thickness of said third circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 22 (original): The method of claim 21, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

Claim 23 (currently amended): The method of step 22, wherein step h further comprises:

direct imagewise printing a plating resist mask on said second bottom surface to define said fourth circuit pattern;

plating said second bottom surface to increase the thickness of said fourth circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 24 (original): The method of step 23, wherein the printing step further comprises use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

Claim 25 (currently amended): The method of claim 12, further comprising the steps of:

1. supplying a third substrate having a third top surface and a third bottom surface;

- m. forming a plurality of electrically conductive pathways between said third top surface and said third bottom surface;
- n. forming a fifth circuit pattern on said third top surface by direct imagewise printing;
- o. forming a sixth circuit pattern on said third bottom surface by direct imagewise printing;
- p. supplying a second insulating layer having a first side and a second side;
- q. joining said first side of said second insulating layer to said second bottom surface, and joining said second side of said second insulating layer to said third top surface, such that said second insulating layer electrically insulates said fourth circuit pattern from said fifth circuit pattern; and
- r. forming a plurality of electrically conductive pathways between said first circuit pattern, said second circuit pattern, said third circuit pattern, said fourth circuit pattern, said fifth circuit pattern, and said sixth circuit pattern.

Claim 26 (currently amended): The method of claim 25, wherein said third top surface comprises a first conductor and said third bottom surface comprises a second conductor, and wherein step m further comprises the steps of:

direct imagewise printing an etch resist mask over a portion of said first conductor to form a plurality of first exposed areas;

direct imagewise printing an etch resist mask over a portion of said second conductor to form a plurality of second exposed areas, wherein each of said plurality of first exposed areas on

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567

said top surface is disposed above one of said plurality of second exposed areas on said bottom surface;

removing said first conductor from each of said first exposed areas to form a plurality of first void areas on said top surface;

removing said second conductor from each of said plurality of second exposed areas to form a plurality of second void areas on said bottom surface;

forming a plurality of vias by connecting one of said plurality of first void areas with one of said plurality of second void areas;

plating said plurality of vias to form said plurality of conductive pathways between said first top surface and said first bottom surface.

Claim 27 (currently amended): The method of claim 26, wherein step n further comprises:

direct imagewise printing a plating resist mask on said first top surface to define said fifth circuit pattern;

plating said first top surface to increase the thickness of said first circuit pattern;

removing said plating mask; and

removing any exposed first conductor.

Claim 28 (original): The method of claim 27, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, and lithographic press printing using either direct or off-set mode.

Claim 29 (currently amended): The method of claim 28, wherein step o further comprises:

direct imagewise printing a plating resist mask on said first bottom surface to define said sixth circuit pattern;

plating said bottom surface to increase the thickness of said second circuit pattern;

removing said plating mask; and

removing any exposed second conductor.

Claim 30 (original): The method of claim 29, wherein the printing step further comprise use of printing techniques selected from the group consisting of electro-photographic printing, ink jet printing, relief press printing using either direct or off-set mode, lithographic press printing using either direct or off-set mode, and screen image transfer.

Claim 31 (currently amended): A method of forming a circuit board, comprising the steps in sequence of:

a. supplying a non-conducting substrate having a top surface and a bottom surface each covered with a top and a bottom metallic layer, respectively;

b. ~~forming~~ direct imagewise printing a pattern mask on the top and the bottom metallic layers, leaving exposed metallic patterns;

c. building-up the exposed metallic patterns to increase the thickness thereof;

d. removing the pattern mask whereby to expose previously unexposed portions of the metallic ~~patterns~~ layers; and

e. etching the metallic layer coated substrate from step d whereby to remove a portion of the exposed metallic surfaces, while leaving intact layers so that at least a portion of the built-up metallic patterns remain intact.

Claim 32 (original): The method of claim 31, wherein said pattern mask is applied by printing.

Claim 33 (original): The method of claim 32, wherein said printing comprises electrophotographic printing, ink jet printing, release press printing using either direct or off-set mode, lithographic press printing using either direct or off-set mode, and screen image transfer.

Claim 34 (original): The method of claim 33, wherein said printing is effected employing a fusible ink.

Claim 35 (original): The method of claim 34, wherein said fusible ink comprises a polymeric binder ink containing colloidal metal.

Claim 36 (original): The method of claim 35, wherein the colloidal metal comprises colloidal silver or colloidal palladium.

Claim 37 (original): The method of claim 32, including the step of pre-heating the substrate prior to printing.

Claim 38 (original): The method of claim 37, where the board is preheated to a temperature in the range of 100°C-160°C.

Claim 39 (original): The method of claim 31, wherein said exposed metallic patterns are built-up by plating.

Claim 40 (currently amended): The method of claim 12, and further comprising the step 1 of removing the resulting multi-layer circuit board from the first substrate.

HAYES SOLOWAY P.C.
130 W. CUSHING ST.
TUCSON, AZ 85701
TEL. 520.882.7623
FAX. 520.882.7643

175 CANAL STREET
MANCHESTER, NH 03101
TEL. 603.668.1400
FAX. 603.668.8567